AN OPTIMIZED ARCHITECTURE FOR DYNAMIC RECONFIGURABLE FIR FILTER IN SPEECH PROCESSING

Main Article Content

Padmapriya. S V. Lakshmi Prabha

Abstract

In this paper, we have proposed a Dynamic Reconfiguration Scheme (DRS) for the FIR filter in which the existing multiplier of the FIR filter is replaced by the proposed Estimation Distribution Multiplier Blocks (EDMB). The important aspect of the proposed DRS is that it provides an efficient area and power optimization while implementing in hardware. To ensure the versatility of the proposed method and to further evaluate the performance and correctness of the structure in terms of area and power consumption, we have implemented the hardware in Xilinx Virtex 7 Field Programmable Gate Array (FPGA) device and synthesized with Cadence RTL Compiler using TSMC 180 nm standard cell library. The experimental analysis of the proposed reconfigurable design approach takes speech signal as the benchmark input. The analysis shows that the proposed technique is better when compared to the existing reconfiguration techniques with 43.60% power savings and 6.34% area reduction.

Article Details

How to Cite
S, Padmapriya.; PRABHA, V. Lakshmi. AN OPTIMIZED ARCHITECTURE FOR DYNAMIC RECONFIGURABLE FIR FILTER IN SPEECH PROCESSING. Malaysian Journal of Computer Science, [S.l.], v. 31, n. 2, p. 155-174, apr. 2018. ISSN 0127-9084. Available at: <https://ejournal.um.edu.my/index.php/MJCS/article/view/11641>. Date accessed: 22 july 2018. doi: https://doi.org/10.22452/mjcs.vol31no2.5.
Section
Articles