[1]
Khalil-Hani, M. and Shaikh-Husin, N. 2009. An Optimization Algorithm Based On Grid-Graphs For Minimizing Interconnect Delay In VLSI Layout Design. Malaysian Journal of Computer Science. 22, 1 (Jun. 2009), 19–33.